- Home
- Search Results
- Page 1 of 1
Search for: All records
-
Total Resources4
- Resource Type
-
0004000000000000
- More
- Availability
-
40
- Author / Contributor
- Filter by Author / Creator
-
-
Hardavellas, Nikos (4)
-
Kandiah, Vijay (4)
-
Aamodt, Tor M. (1)
-
Acar, Umut A. (1)
-
Bernat, Alex (1)
-
Campanoni, Simone (1)
-
Deiana, Enrico Armenio (1)
-
Dinda, Peter (1)
-
Gok, Ali Murat (1)
-
Khairy, Mahmoud (1)
-
Lustig, Daniel (1)
-
Manjunath, Amogh (1)
-
Nellans, David (1)
-
Pan, Junrui (1)
-
Peverelle, Scott (1)
-
Rogers, Timothy G. (1)
-
Suchy, Brian (1)
-
Tziantzioulis, Georgios (1)
-
Villa, Oreste (1)
-
Westrick, Sam (1)
-
- Filter by Editor
-
-
null (1)
-
& Spizer, S. M. (0)
-
& . Spizer, S. (0)
-
& Ahn, J. (0)
-
& Bateiha, S. (0)
-
& Bosch, N. (0)
-
& Brennan K. (0)
-
& Brennan, K. (0)
-
& Chen, B. (0)
-
& Chen, Bodong (0)
-
& Drown, S. (0)
-
& Ferretti, F. (0)
-
& Higgins, A. (0)
-
& J. Peters (0)
-
& Kali, Y. (0)
-
& Ruiz-Arias, P.M. (0)
-
& S. Spitzer (0)
-
& Sahin. I. (0)
-
& Spitzer, S. (0)
-
& Spitzer, S.M. (0)
-
-
Have feedback or suggestions for a way to improve these results?
!
Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher.
Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?
Some links on this page may take you to non-federal websites. Their policies may differ from this site.
-
Wilkins, Michael; Westrick, Sam; Kandiah, Vijay; Bernat, Alex; Suchy, Brian; Deiana, Enrico Armenio; Campanoni, Simone; Acar, Umut A.; Dinda, Peter; Hardavellas, Nikos (, Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization)High-level parallel languages (HLPLs) make it easier to write correct parallel programs. Disciplined memory usage in these languages enables new optimizations for hardware bottlenecks, such as cache coherence. In this work, we show how to reduce the costs of cache coherence by integrating the hardware coherence protocol directly with the programming language; no programmer effort or static analysis is required. We identify a new low-level memory property, WARD (WAW Apathy and RAW Dependence-freedom), by construction in HLPL programs. We design a new coherence protocol, WARDen, to selectively disable coherence using WARD. We evaluate WARDen with a widely-used HLPL benchmark suite on both current and future x64 machine structures. WARDen both accelerates the benchmarks (by an average of 1.46x) and reduces energy (by 23%) by eliminating unnecessary data movement and coherency messages.more » « less
-
Kandiah, Vijay; Gok, Ali Murat; Tziantzioulis, Georgios; Hardavellas, Nikos (, Proceedings of the 58th ACM/IEEE Design Automation Conference (DAC 2021))
-
Kandiah, Vijay; Peverelle, Scott; Khairy, Mahmoud; Pan, Junrui; Manjunath, Amogh; Rogers, Timothy G.; Aamodt, Tor M.; Hardavellas, Nikos (, MICRO '21: MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture)null (Ed.)
An official website of the United States government
